|
SystemVerilog for Verification, Second Edition: A Guide to Learning the Testbench Language Features | 
 enlarge | Author: Chris Spear
Publisher: Springer
Category: Book
List Price: $135.00
Buy New: $99.00
You Save: $36.00 (27%)
New (20) Used (6) from $99.00
Avg. Customer Rating:  8 reviews
Sales Rank: 22812
Media: Hardcover
Edition: 2nd
Number Of Items: 1
Pages: 436
Shipping Weight (lbs): 2
Dimensions (in): 9.2 x 6.4 x 1.2
ISBN: 0387765298
Dewey Decimal Number: 621
EAN: 9780387765297
ASIN: 0387765298
Publication Date: June 5, 2008
Availability: Usually ships in 1-2 business days
Shipping: Expedited shipping available
Shipping: International shipping available
|
| Also Available In:
|
| Similar Items:
|
| Editorial Reviews:
Product Description
SystemVerilog for Verification, Second Edition provides practical information for hardware and software engineers using the SystemVerilog language to verify electronic designs. The author explains methodology concepts for constructing testbenches that are modular and reusable. The book includes extensive coverage of the SystemVerilog 3.1a constructs such as classes, program blocks, randomization, assertions, and functional coverage. It also reviews SystemVerilog 3.0 topics such as interfaces and data types. This second edition contains a new chapter that covers programs and interfaces as well as chapters with updated information on directed testbench and OOP, layered, and random testbench for an ATM switch. This edition also includes a new chapter that covers “Interfacing to C” and many new and improved examples and explanations. For hardware engineers, the book has several chapters with detailed explanations of Object Oriented Programming based on years of teaching OOP to hundreds of students. For software engineers, there is a wealth of information on testbenches, multithreaded code, and interfacing to hardware designs. The reader only needs to know the Verilog 1995 standard. "The complete book that covers verification concepts and use of system verilog in Verification, taking your from an easy start to advanced concepts with ease. Paul D. Franzon, Alumni Distinguished Professor of ECE, North Carolina State University"
|
| Customer Reviews: Read 3 more reviews...
Excellent book except for ... January 16, 2007
2 out of 2 found this review helpful
a few non-compliant code examples that do not follow the IEEE LRM. With that said, overall the book contains a number of good examples and covers the SV language. It doesn't spend much time discussing methodology (which can be good or bad depending on what you're looking for).
In summary, decent reading and a good language reference. Definitely a lot better than the VMM book.
 Good introduction -- 3 and half stars January 10, 2007
2 out of 3 found this review helpful
Book is a good introduction to system verilog for verification - though some typographical mistakes and some coding mistakes, make it bit flaky.
I would definately recommend this book - as it is the fastest way to get going around system verilog. One thing I like is that it is tied to any vendor specific methodology like RVM or AVM or VMM.
SystemVerilog January 10, 2007
0 out of 1 found this review helpful
Helpful for those migrating from verilog because
it compares the new concepts in relation to known concepts of verilog.
I liked the "bug" symbol that cautions against possible coding problems.
All systemverilog concepts are covered in the book with examples.
What is lacking is a practical usable example to build a complete simulation environment.
 Add this to your HDL library! January 6, 2007
5 out of 9 found this review helpful
This book explains the basics of how to write advanced testbenches using SystemVerilog's Object Oriented programming capabilities. The book does a great job of helping to understand the basics of OO programming, and how OO can be applied to hardware verification. The book is full of tips on the right way to use SystemVerilog. This book should be required reading before picking up books on advanced verification methodologies, such as Janick Bergeron's book on SystemVerilog Verificaiton Methodology Manual.
I am the principle author of the companion to this book, "SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design and Modeling", ISBN: 0387333991. My book covers the synthesis aspects of SystemVerilog, and Chris Spear's book covers the testbench side. Our two books are designed to go hand-in-hand. I strongly recommend Chris Spear's SystemVerilog for Verification book be added to your library! -- Stu Sutherland
Excellent Verification Book November 13, 2006
2 out of 4 found this review helpful
This book provides guidelines on how to use System Verilog verification features to create testbench through numerous examples in addition to very good explanation. This book is very easy to understand provided one has basic background.
The author indicates common mistakes by placing "bug" icon next to the topic, so that readers become aware of the pitfall right a way. I found it extremely useful.
This book helped me to write test bench using System Verilog in very short time. The author has met and exceeded the objective of the book.
I highly recommend this book for students/engineers who have basic knowledge in Verilog and want to achieve or enhance their skills on verification area.
I rate this book as 5 out of 5.
|
|
|
Copyright 2008 - RailroadBookstore.com
| |
